ABSTRACT Amorphous In-Ga-Zn-O (a-IGZO) thin film transistors (TFTs) were fabricated with an atomic-layer-deposited (ALD) SiO 2 buffer layer between the a-IGZO channel and the Al 2 O 3 dielectric. Compared with the TFTs with a single Al 2 O 3 dielectric, the a-IGZO TFTs with the Al 2 O 3 /SiO 2 stacked insulator demonstrated improved performance. That is, the field-effect mobility increased from 12.3 to 16.2 cm 2 V −1 s −1 , the threshold voltage (V th ) and subthreshold swing (SS) decreased from 1.14 to 0.72 V and from 0.48 to 0.30 V/dec, respectively. Furthermore, the Al 2 O 3 /SiO 2 device also exhibited better electrical stability under negative gate bias stress and negative bias illumination stress than the Al 2 O 3 device. These are mainly attributed to improved interfacial properties between IGZO and SiO 2 . Such a buffer layer of ALD SiO 2 in a-IGZO TFTs is very promising for practical applications.
I. INTRODUCTION
Recent years, multi-component oxide semiconductors, including In-Ga-Zn-O (IGZO), Hf-In-Zn-O (HIZO), InZn-O (IZO), and Al-Sn-Zn-In-O (ATZIO), have attracted considerable attention as channel materials for transparent amorphous oxide semiconductor thin-film transistors (TFTs) [1] - [5] . This is because of their common advantages of high field effective mobility, low process temperature, good uniformity and good optical transparency [6] . Among various metal oxide semiconductors, amorphous IGZO is the most promising candidate for electronic and optoelectronic applications [7] , [8] .
For practical applications, high stability and low power consumption are crucial characteristics for TFTs. Thus, high dielectric constant (high-k) dielectrics were widely investigated in a-IGZO TFTs to achieve high field effect mobility and low operating voltage owing to their prominent capacitive coupling between the gate and the active layer [9] , [10] . However, most of high-k dielectrics present a polycrystalline structure and a rough surface. These result in an inferior stability (because grain boundaries act as preferential paths for impurity diffusion and leakage current) and a deteriorated interfacial issue [11] . Besides that, high-k dielectrics often suffer from a smaller bandgap and lower conductive band offset with respect to the a-IGZO channel layer compared with the conventional SiO 2 , leading to a low breakdown voltage and high gate leakage current [12] .
It is well known that both SiO 2 and Al 2 O 3 have a large bandgap, and an amorphous texture even at high temperatures. Therefore, the stack of Al 2 O 3 /SiO 2 has been explored as a gate insulator of a-IGZO TFTs in recent years [13] - [15] ; however, the resulting device performance is still not satisfactory, i.e., field-effect mobility ≤9 cm 2 V −1 s −1 , a threshold voltage ≥ 1.7 V, and even a sub-threshold swing up to 1.12 V/dec. This could be related to the poor quality SiO 2 layer which was prepared by sputtering and plasmaenhanced chemical vapor deposition. All of the fabricated TFTs had a channel length and width of 10 µm and 100 µm, and were subjected to furnace thermal annealing at 300 • C in air for 1 h.
The electrical properties and bias stress reliability of a-IGZO TFTs with channel width/length of 100/10 µm were evaluated using an semiconductor parameter analyzer (B1500A, Agilent Technologies, Japan) at room temperature in a dark box. The thicknesses of the Al 2 O 3 film and Al 2 O 3 /SiO 2 film were measured by an ellipsometer (Sopra GES-SE, France). 
III. RESULTS AND DISCUSSION
The schematic structure and top view optical image of the fabricated a-IGZO TFT with a Al 2 O 3 /SiO 2 stacked insulator were shown in Fig. 1 The threshold voltage (V th ) is defined as the gate voltage where the drain current equals the channel width/length ratio (W/L)× 10 −9 A. The on/off current ratio (I on /I off ) is defined as the ratio of the maximum on-current to the minimum off-current. The field effect mobility (µ FE ) is extracted from a gradual channel approximation in the linear region using Eq. (1)
where I ds , V ds , V gs and C ox are the drain current, drain voltage, gate voltage and gate insulator capacitance per unit area, respectively [9] , [16] . In order to obtain C ox of both the 
where e is the Euler's number, k is the Boltzmann constant, T is the absolute temperature, q is the unit electron charge and C ox is the gate dielectric capacitance per unit area. Furthermore, as shown in Fig. 2 [19] has reported that the PEALD SiO 2 film contains a large number of hydrogen, which can be incorporated into the a-IGZO layer during the subsequent thermal processes. Hydrogen in the a-IGZO layer acts as a donor [20] , thus making the electron concentration in the a-IGZO layer increase. This led to an increase in the mobility of the device due to the percolation conduction over the potential barrier distribution around the conduction band edge due to the structural randomness [21] . In addition, the increased electron concentration also caused a negative shift of V th because the increased number of electrons requires a strong negative bias to turn off the drain current in a-IGZO TFTs. On the other hand, it is also found that the introduction of a SiO 2 buffer layer caused a small decrease (i.e., by 4.14%) in C ox of the insulator. This should contribute more or less to the electrical performance of the device. Fig. 3 shows the output characteristics of the a-IGZO TFTs with the Al 2 O 3 and Al 2 O 3 /SiO 2 gate insulators, respectively. Under the same gate bias (e.g., V gs =2.5 V), the a-IGZO TFT with the Al 2 O 3 /SiO 2 gate insulator exhibits a larger saturation current (∼10 µA) than the device with the single Al 2 O 3 gate insulator (∼3 µA). This is in good agreement with the change of the saturation mobility, i.e., 2.97 cm 2 V −1 s −1 for the Al 2 O 3 /SiO 2 device and 2.97 cm 2 V −1 s −1 for the Al 2 O 3 device, which were deduced according to Eqs. (4) and (5) [17] .
On the other hand, since TFTs are always exposed to light and negative gate bias for most applications [22] , [23] , it is very important to evaluate electrical instability of the device under negative gate bias stress (NGBS) and light illumination. Fig. 4 compares the evolution of transfer curve as a function of stress time under −15 and −20 V NGBS, respectively, for different devices. In terms of the a-IGZO TFT with Al 2 O 3 , it exhibits a negative V th shiftas large as −0.97V after 60 min stress under −15 V. However, the a-IGZO TFT with the Al 2 O 3 /SiO 2 insulator exhibits a smaller negative V th shift of −0.48 V after the same bias stress, and no shoulder can be observed. Further, when the NGBS increases to −20 V, the Al 2 O 3 device shows a conductive characteristic after 20 min stress. This should be attributed to the electrical breakdown of Al 2 O 3 under a high electric field, which is also demonstrated by the destructive electrode generated during the NGBS, as shown in the inset of Fig. 4(c) . However, the Al 2 O 3 /SiO 2 device still shows a small V th shift of −0.52 V and a slight deterioration in SS (i.e., an increase by 0.10 V/dec) after 60 min stress. These data indicate that the insertion of a thin SiO 2 layer between Al 2 O 3 and IGZO can improve significantly the stability of the device under NGBS. Such a notable improvement could be explained as follows. When a negative V gs was applied to the gate, the fully occupied neutral oxygen vacancies (V o ) were ionized due to lowering of Fermi level (E F ) at the channel surface [24] , [25] . Owing to a relatively higher C ox for the Al 2 O 3 device, the IGZO channel of the Al 2 O 3 device was subjected to a relatively higher electric field than that of the Al 2 O 3 /SiO 2 device, hereby leading to ionization of more V o in the channel layer of the Al 2 O 3 device because of a lower E F . Therefore, more positively charged oxygen vacancies (V o 2+ and V o + ) were generated and further accumulated at the Al 2 O 3 /IGZO interface, resulting in a relatively larger shift of V th towards a negative bias. applied to the gate, and the concurrent illumination was emitted from a halogen tungsten lamp with 350∼700 nm wavelengths. With respect to the a-IGZO TFT with the Al 2 O 3 gate insulator, a negative V th shift of −4.84V and a SS increment of 380 mV/dec were generated after 60 min NBIS. However, the a-IGZO TFT with the Al 2 O 3 /SiO 2 gate insulator exhibited a much smaller V th shift of −1.13 V and a smaller SS increment of 90 mV/dec. Compared with the NGBS without illumination, the NBIS caused a larger V th shift towards a negative bias for both the devices. Further, the schematic diagram of energy band is used to understand the above phenomena, as shown in Fig. 6 . Under the NBIS, the light with short wavelengths (350∼400 nm) could generate some electron-hole pairs in the valence band of IGZO, and then the free holes were trapped by the interfacial traps at the IGZO/insulator interface [26] , [27] . Since the Al 2 O 3 /IGZO interface has a D it about twice that the SiO 2 /IGZO interface, more holes could be trapped at the Al 2 O 3 /IGZO interface. This thus led to a larger negative V th shift and SS increment in the Al 2 O 3 device under NBIS. In addition, the V o in IGZO, relating to defect-induced subgap states near the valence band maximum, were easily ionized by the light with long wavelengths (<650nm), thus the produced V o 2+ and V o + could move towards the interface under the external electric field [26] , [27] . This also contributes to the negative V th shift and SS degradation. On the other hand, compared with the transfer curves of the Al 2 O 3 device under the NGBS in Fig. 4(a) , a shoulder in the negative gate bias region seems to be disappeared under the NBIS, as shown in Fig. 5(a) . This is because the I ds -V gs curve in the subthreshold region shifts much towards a negative bias under the NBIS (referring to a large V th shift), hence masking the shoulder. To the contrary, the Al 2 O 3 /SiO 2 device exhibits a small V th shift under the NBIS, thus a shoulder is still observable; however, the appearance of the shoulder after the illumination is not well known yet. This probably relates 
